This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representation of The original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

11 Publication number:

0 419 105 A3

EUROPEAN PATENT APPLICATION

(1) Application number: 90309881.2

(51) Int. Cl.5: G06F 15/78

2 Date of filing: 10.09.90

(3) Priority: 21.09.89 US 410443

43 Date of publication of application: 27.03.91 BulletIn 91/13

Designated Contracting States:
DE FR GB IT NL

Date of deferred publication of the search report:
11.09.91 Bulletin 91/37

Applicant: TEXAS INSTRUMENTS INCORPORATED 13500 North Central Expressway Dallas Texas 75265(US)

Inventor: Ko, Uming U-Ming 240 Loch Haven Drive Plano, Texas 75023(US)

Inventor: Andresen, Bernhard H.

10333 Mosscrest

Dallas, Texas 75238(US)

Inventor: Balko, Glen R.

1239 Richland Oaks

Richardson, Texas 75081(US)

Inventor: Keeney, Stanley C.

6429 Symphony Lane

Dallas, Texas 75227(US)


Inventor: Sexton, Joe F.

3778 Sunset

Houston, Texas 77005(US)

Representative: Abbott, David John et al
Abel & Imray Northumberland House 303-306
High Holborn
London, WC1V 7LH(GB)

- (A) Integrated circuit having an embedded digital signal processor.
- (57) An integrated circuit chip comprises a digital signal processor core (12) formed on a portion of the surface area of the chip (10). The digital signal processor (12) has a read only memory (14), a random access memory (16), a register file (18), an arithmetic logic unit (20) and a multiplier circuit (22). The remaining surface area of the integrated circuit chip (10) forms a user-definable circuitry area (24) which is used to form added circuitry to interface the digital signal processor (12) with other components of an integrated data processing system. The circuits formed in the user-definable circuitry area (24) are coupled to other integrated circuit chips through universal input/output bond pads (28). In one embodiment of the present invention, parallel module testing multiplexers (26) are added to aid in the testing of the digital signal processor (11) and the added circuits formed in the user-definable circuitry area (24).



EP 0 419 105 A3



EUROPEAN SEARCH REPORT

EP 90 30 9881

DOCUMENTS CONSIDERED TO BE RELEVANT					
Category		th Indication, where appropriate, want passages		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	IEEE MICRO, vol. 8, no. 6, PAPAMICHALIS et al.: "The tal signal processor" "Page 14, column 1, lines 3 8-13; page 15, column 1, lir	TMS320C30 floating-poi	nt digi-	,3,6,8,14	G 06 F 15/78
Υ	IDEM		2	,4,7,10	
Y	EP-A-0 243 113 (HITACHI * Abstract; page 9, line 17 -	=		,4,7,10	
Α	PROCEEDING OF THE IEE CONFERENCE, Rochester, 1986, pages 412-415; R. R. testing techniques for structure Page 412, column 1, lines	New york, 12th - 15th Ma ASMUSSEN et al.: "Advan tured asic products"	ced	.4,7,10	
					TECHNICAL FIELDS SEARCHED (Int. CI.5)
					G 06 F 15 G 06 F 11
	The present search report has				Cuantan
	Place of search	Date of completion of s	BatCII		Examiner WEINBERG L.F.
Y: A: ! O: P:	The Hague CATEGORY OF CITED DOCU particularly relevant if taken alone particularly relevant if combined wit document of the same catagory technological background non-written disclosure intermediate document theory or principle underlying the in	h another	the filing D: documen L: documen	date t cited in the t cited for o	ent, but published on, or after e application ther reasons